undergraduate thesis
Izrada makete na osnovu razvojne pločice zapornog pretvarača Steval-ISA180v1

Mišljenović, Miloš
Josip Juraj Strossmayer University of Osijek
Faculty of Electrical Engineering, Computer Science and Information Technology Osijek
Department of Electromechanical Engineering
Chair of Electric Machines and Power Electronics

Cite this document

Mišljenović, M. (2019). Izrada makete na osnovu razvojne pločice zapornog pretvarača Steval-ISA180v1 (Undergraduate thesis). Osijek: Josip Juraj Strossmayer University of Osijek, Faculty of Electrical Engineering, Computer Science and Information Technology Osijek. Retrieved from https://urn.nsk.hr/urn:nbn:hr:200:468689

Mišljenović, Miloš. "Izrada makete na osnovu razvojne pločice zapornog pretvarača Steval-ISA180v1." Undergraduate thesis, Josip Juraj Strossmayer University of Osijek, Faculty of Electrical Engineering, Computer Science and Information Technology Osijek, 2019. https://urn.nsk.hr/urn:nbn:hr:200:468689

Mišljenović, Miloš. "Izrada makete na osnovu razvojne pločice zapornog pretvarača Steval-ISA180v1." Undergraduate thesis, Josip Juraj Strossmayer University of Osijek, Faculty of Electrical Engineering, Computer Science and Information Technology Osijek, 2019. https://urn.nsk.hr/urn:nbn:hr:200:468689

Mišljenović, M. (2019). 'Izrada makete na osnovu razvojne pločice zapornog pretvarača Steval-ISA180v1', Undergraduate thesis, Josip Juraj Strossmayer University of Osijek, Faculty of Electrical Engineering, Computer Science and Information Technology Osijek, accessed 08 August 2024, https://urn.nsk.hr/urn:nbn:hr:200:468689

Mišljenović M. Izrada makete na osnovu razvojne pločice zapornog pretvarača Steval-ISA180v1 [Undergraduate thesis]. Osijek: Josip Juraj Strossmayer University of Osijek, Faculty of Electrical Engineering, Computer Science and Information Technology Osijek; 2019 [cited 2024 August 08] Available at: https://urn.nsk.hr/urn:nbn:hr:200:468689

M. Mišljenović, "Izrada makete na osnovu razvojne pločice zapornog pretvarača Steval-ISA180v1", Undergraduate thesis, Josip Juraj Strossmayer University of Osijek, Faculty of Electrical Engineering, Computer Science and Information Technology Osijek, Osijek, 2019. Available at: https://urn.nsk.hr/urn:nbn:hr:200:468689

Please login to the repository to save this object to your list.