prikaz prve stranice dokumenta Izrada sklopa za pasivno balansiranje baterijskih ćelija
  Download
PDF 1.25 MB
undergraduate thesis
Izrada sklopa za pasivno balansiranje baterijskih ćelija
2020. urn:nbn:hr:200:769429
Kovačević, Mario
Josip Juraj Strossmayer University of Osijek
Faculty of Electrical Engineering, Computer Science and Information Technology Osijek
Department of Electromechanical Engineering
Chair of Electric Machines and Power Electronics

Cite this document

Kovačević, M. (2020). Izrada sklopa za pasivno balansiranje baterijskih ćelija (Undergraduate thesis). Osijek: Josip Juraj Strossmayer University of Osijek, Faculty of Electrical Engineering, Computer Science and Information Technology Osijek. Retrieved from https://urn.nsk.hr/urn:nbn:hr:200:769429

Kovačević, Mario. "Izrada sklopa za pasivno balansiranje baterijskih ćelija." Undergraduate thesis, Josip Juraj Strossmayer University of Osijek, Faculty of Electrical Engineering, Computer Science and Information Technology Osijek, 2020. https://urn.nsk.hr/urn:nbn:hr:200:769429

Kovačević, Mario. "Izrada sklopa za pasivno balansiranje baterijskih ćelija." Undergraduate thesis, Josip Juraj Strossmayer University of Osijek, Faculty of Electrical Engineering, Computer Science and Information Technology Osijek, 2020. https://urn.nsk.hr/urn:nbn:hr:200:769429

Kovačević, M. (2020). 'Izrada sklopa za pasivno balansiranje baterijskih ćelija', Undergraduate thesis, Josip Juraj Strossmayer University of Osijek, Faculty of Electrical Engineering, Computer Science and Information Technology Osijek, accessed 21 January 2025, https://urn.nsk.hr/urn:nbn:hr:200:769429

Kovačević M. Izrada sklopa za pasivno balansiranje baterijskih ćelija [Undergraduate thesis]. Osijek: Josip Juraj Strossmayer University of Osijek, Faculty of Electrical Engineering, Computer Science and Information Technology Osijek; 2020 [cited 2025 January 21] Available at: https://urn.nsk.hr/urn:nbn:hr:200:769429

M. Kovačević, "Izrada sklopa za pasivno balansiranje baterijskih ćelija", Undergraduate thesis, Josip Juraj Strossmayer University of Osijek, Faculty of Electrical Engineering, Computer Science and Information Technology Osijek, Osijek, 2020. Available at: https://urn.nsk.hr/urn:nbn:hr:200:769429

Please login to the repository to save this object to your list.
Metadata
TitleIzrada sklopa za pasivno balansiranje baterijskih ćelija
Title (english)Design of a circuit for passive balancing of battery cells
AuthorMario Kovačević
MentorDenis Pelin (mentor)
MentorAndrej Brandis (sumentor)
Committee memberDenis Pelin (predsjednik povjerenstva)
Committee memberZdravko Krpić (član povjerenstva)
Committee memberDavor Vinko (član povjerenstva)
GranterJosip Juraj Strossmayer University of Osijek
Faculty of Electrical Engineering, Computer Science and Information Technology Osijek
(Department of Electromechanical Engineering)
(Chair of Electric Machines and Power Electronics)
Osijek
Defense date and country2020-09-09, Croatia
Scientific / art field,
discipline and subdiscipline		TECHNICAL SCIENCES
Electrical Engineering
Electronics
Abstract
U završnom radu je opisan proces dizajniranja sklopa za pasivno balansiranje baterijskih ćelija. Prikazane su topologije sklopova za pasivno balansiranje koje se koriste u praksi, te odabrana topologija na kojoj se bazira završni rad. Navedene su prednosti i mane pojedinih topologija. Svaki od podsustava koje ovaj sklop sadrži je opisan, prikazan te je objašnjen njegov princip rada i međudjelovanje sa ostalim podsustavima. Opisan je postupak dizajniranja tiskane pločice te su prikazane dvodimenzionalne i trodimenzionalne reprezentacije iste. Istaknute su mogućnosti koje pruža program koji je korišten za elektronički dizajn. Objašnjeni su načini rada sklopa te pravila pri spajanju eksternih sklopova ili uređaja na pasivni BMS. Iznesene su prednosti sklopa glede jednostavnog i logičnog pristupa pri korištenju makete u sklopu laboratorijskih vježbi iz kolegija Primijenjena energetska elektronika na Diplomskom studiju Elektroenergetike.
Abstract (english)
In this final project a design process of a passive balancer circuit is shown. Passive balancer topologies used in practice, as well as the topology chosen for this final project are explained. Their pros and cons are listed. Each of the subsystems which are held in this circuit is described, shown and its function is explained, as well as its interaction with other subsystems. A printed circuit board design is described and 2D and 3D representations of a printed circuit board are shown. Some of the possibilities of an electronic design software are highlighted. The function modes and rules for connecting external circuits or devices to the passive balancer circuit are explained. The advantages of a passive balancer circuit in terms of simple and logical approach to using the circuit in the laboratory excercise classes within the subject Applied power electronics in the graduate study of Power engineering are put forward.
Keywords
Keywords (english)
Languagecroatian
URN:NBNurn:nbn:hr:200:769429
Study programmeTitle: Undergraduate University Study Programme
Study programme type: university
Study level: undergraduate
Academic / professional title: sveučilišni/a prvostupnik/ prvostupnica (baccalaureus/baccalaurea) inženjer/inženjerka elektrotehnike (sveučilišni/a prvostupnik/ prvostupnica (baccalaureus/baccalaurea) inženjer/inženjerka elektrotehnike)
Type of resourceText
File originBorn digital
Access conditionsOpen access
Terms of useLicence In copyright icon
Created on2020-11-13 11:09:46