Josip Juraj Strossmayer University of Osijek Faculty of Electrical Engineering, Computer Science and Information Technology Osijek Department of Software Engineering
Cite this document
Sedlar, S. (2024). Virtualno sklopovlje za FPGA razvojni sustav (Undergraduate thesis). Osijek: Josip Juraj Strossmayer University of Osijek, Faculty of Electrical Engineering, Computer Science and Information Technology Osijek. Retrieved from https://urn.nsk.hr/urn:nbn:hr:200:770555
Sedlar, Stjepan. "Virtualno sklopovlje za FPGA razvojni sustav." Undergraduate thesis, Josip Juraj Strossmayer University of Osijek, Faculty of Electrical Engineering, Computer Science and Information Technology Osijek, 2024. https://urn.nsk.hr/urn:nbn:hr:200:770555
Sedlar, Stjepan. "Virtualno sklopovlje za FPGA razvojni sustav." Undergraduate thesis, Josip Juraj Strossmayer University of Osijek, Faculty of Electrical Engineering, Computer Science and Information Technology Osijek, 2024. https://urn.nsk.hr/urn:nbn:hr:200:770555
Sedlar, S. (2024). 'Virtualno sklopovlje za FPGA razvojni sustav', Undergraduate thesis, Josip Juraj Strossmayer University of Osijek, Faculty of Electrical Engineering, Computer Science and Information Technology Osijek, accessed 16 February 2025, https://urn.nsk.hr/urn:nbn:hr:200:770555
Sedlar S. Virtualno sklopovlje za FPGA razvojni sustav [Undergraduate thesis]. Osijek: Josip Juraj Strossmayer University of Osijek, Faculty of Electrical Engineering, Computer Science and Information Technology Osijek; 2024 [cited 2025 February 16] Available at: https://urn.nsk.hr/urn:nbn:hr:200:770555
S. Sedlar, "Virtualno sklopovlje za FPGA razvojni sustav", Undergraduate thesis, Josip Juraj Strossmayer University of Osijek, Faculty of Electrical Engineering, Computer Science and Information Technology Osijek, Osijek, 2024. Available at: https://urn.nsk.hr/urn:nbn:hr:200:770555